United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

	T	······································		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/551,588	09/30/2005	Thierry Favard	15675P583 2902	
8791 7590 06/25/2007 BLAKELY SOKOLOFF TAYLOR & ZAFMAN 1279 OAKMEAD PARKWAY SUDDIVINAL F. CA. 04085, 4040			EXAMINER	
			ARANDA, REY	
SUNNYVALE, CA 94085-4040			ART UNIT	PAPER NUMBER
			2816	
			·	
			. MAIL DATE	DELIVERY MODE
		06/25/2007	DADED	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
!						
Office Action Summary	10/551,588	FAVARD, THIERRY Art Unit				
,	Examiner Roy I Arondo					
The MAILING DATE of this communication app	Rey J. Aranda ears on the cover sheet with the c	2816 orrespondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period was realized to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be time Till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 30 Se	<u>eptember 2005</u> .					
2a) This action is FINAL . 2b) ⊠ This	This action is FINAL . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims		•				
4)⊠ Claim(s) <u>1-17</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-8</u> is/are rejected.						
7)⊠ Claim(s) <u>9-17</u> is/are objected to. 8)□ Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>30 September 2005</u> is/are: a) accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:						
1.⊠ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D					
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 1/9/06.	5) Notice of Informal F 6) Other:					

DETAILED ACTION

Drawings

Figures 1 and 2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Objections

Claims 9-17 are objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim cannot depend from any other multiple dependent claim. See MPEP § 608.01(n). Accordingly, the claims have not been further treated on the merits.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 3-8 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Art Unit: 2816

Claim 3 depends on "the above claim", there are two claims above claim 3, therefore, it is unclear to the examiner which of the two should claim 3 depend on.

Similarly for claim 4, there are three claims above claim 4.

Claims 5-8 may depend on claims 3 or 4, which stand rejected under 35 U.S.C 112, second paragraph.

For examination purposes, it will be assumed that claim 3 depends on claim 2 and that claim 4 depends on claim 3.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-8 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 6,833,749 issued to Erstad.

As per claim 1, Erstad discloses a trigger circuit with hysteresis (fig. 2) using the semiconductor on insulator technology, characterized in that it comprises at least two CMOS inverter stages (230 and 240), each inverter stage being composed of a first branch comprising at least one P-channel junction field effect transistor (PFET) in series between a first power supply potential VDD and an output node from the inverter stage, and a second branch comprising at least one N-channel junction field effect transistor

(NFET) in series between the said output node from the inverter stage and a second power supply potential (VSS), the said transistors of each inverter stage having their grids connected together to receive an input signal (IN, INNER), the input to each of the inverters directly or indirectly receiving the input signal of the said circuit, the output signal from the said circuit being obtained directly or indirectly by the output signal from one of the inverter stages (OUT1), and in that the substrate potential of each transistor of at least one inverter stage called the controlled inverter stage (230), is dynamically controlled by a control signal output from the said circuit.

As per claim 2, the circuit is characterized in that the control signals controlling the said substrate potentials for transistors PFET and NFET of at least one controlled inverter stage are signals determined by the states of the circuit located on the output side of the said controlled inverter stage (control signals are determined from the output of inverter 240 through 222 and 224).

As per claim 3, the said signals determined by the states of the circuit located on the output side of the said controlled inverter stage are output signals from the inverter stage called control inverter stage (240), located on the output side of the said control inverter stage.

As per claim 4, the control inverter stage is separated from said controlled inverter (230) by zero number of inverters.

As per claim 5, the substrate potentials for complementary transistors PFET and NFET of at least one controlled inverter state are controlled by the same control signal (output signal of control inverter stage, also see fig. 3).

Application/Control Number: 10/551,588 Page 5

Art Unit: 2816

As per claim 6, the substrate potentials for PFET transistors of the at least one controlled inverter stage are controlled by a first control signal and substrate potentials for NFET transistors complementary to said PFET transistors are controlled by a second control signal (control signals VBP and VBN).

As per claim 7, this claim is rejected for the same reasons noted in claim 6.

As per claim 8, this claim is rejected for the same reasons noted in claim 5.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rey J. Aranda whose telephone number is 571-272-8044. The examiner can normally be reached on Mon-Thurs, 8:00am-5:30pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor. Robert J. Pascal can be reached on 571-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RJA 6/18/07

PRIMARY EVALUATE